FFmpeg  2.1.1
dsputil_ppc.c
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2002 Brian Foley
3  * Copyright (c) 2002 Dieter Shirley
4  * Copyright (c) 2003-2004 Romain Dolbeau <romain@dolbeau.org>
5  *
6  * This file is part of FFmpeg.
7  *
8  * FFmpeg is free software; you can redistribute it and/or
9  * modify it under the terms of the GNU Lesser General Public
10  * License as published by the Free Software Foundation; either
11  * version 2.1 of the License, or (at your option) any later version.
12  *
13  * FFmpeg is distributed in the hope that it will be useful,
14  * but WITHOUT ANY WARRANTY; without even the implied warranty of
15  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16  * Lesser General Public License for more details.
17  *
18  * You should have received a copy of the GNU Lesser General Public
19  * License along with FFmpeg; if not, write to the Free Software
20  * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
21  */
22 
23 #include <string.h>
24 
25 #include "libavutil/attributes.h"
26 #include "libavutil/cpu.h"
27 #include "libavutil/mem.h"
28 #include "libavutil/ppc/cpu.h"
29 #include "dsputil_altivec.h"
30 
31 /* ***** WARNING ***** WARNING ***** WARNING ***** */
32 /*
33 clear_blocks_dcbz32_ppc will not work properly on PowerPC processors with a
34 cache line size not equal to 32 bytes.
35 Fortunately all processor used by Apple up to at least the 7450 (aka second
36 generation G4) use 32 bytes cache line.
37 This is due to the use of the 'dcbz' instruction. It simply clear to zero a
38 single cache line, so you need to know the cache line size to use it !
39 It's absurd, but it's fast...
40 
41 update 24/06/2003 : Apple released yesterday the G5, with a PPC970. cache line
42 size: 128 bytes. Oups.
43 The semantic of dcbz was changed, it always clear 32 bytes. so the function
44 below will work, but will be slow. So I fixed check_dcbz_effect to use dcbzl,
45 which is defined to clear a cache line (as dcbz before). So we still can
46 distinguish, and use dcbz (32 bytes) or dcbzl (one cache line) as required.
47 
48 see <http://developer.apple.com/technotes/tn/tn2087.html>
49 and <http://developer.apple.com/technotes/tn/tn2086.html>
50 */
51 static void clear_blocks_dcbz32_ppc(int16_t *blocks)
52 {
53  register int misal = ((unsigned long)blocks & 0x00000010);
54  register int i = 0;
55  if (misal) {
56  ((unsigned long*)blocks)[0] = 0L;
57  ((unsigned long*)blocks)[1] = 0L;
58  ((unsigned long*)blocks)[2] = 0L;
59  ((unsigned long*)blocks)[3] = 0L;
60  i += 16;
61  }
62  for ( ; i < sizeof(int16_t)*6*64-31 ; i += 32) {
63  __asm__ volatile("dcbz %0,%1" : : "b" (blocks), "r" (i) : "memory");
64  }
65  if (misal) {
66  ((unsigned long*)blocks)[188] = 0L;
67  ((unsigned long*)blocks)[189] = 0L;
68  ((unsigned long*)blocks)[190] = 0L;
69  ((unsigned long*)blocks)[191] = 0L;
70  i += 16;
71  }
72 }
73 
74 /* same as above, when dcbzl clear a whole 128B cache line
75  i.e. the PPC970 aka G5 */
76 #if HAVE_DCBZL
77 static void clear_blocks_dcbz128_ppc(int16_t *blocks)
78 {
79  register int misal = ((unsigned long)blocks & 0x0000007f);
80  register int i = 0;
81  if (misal) {
82  // we could probably also optimize this case,
83  // but there's not much point as the machines
84  // aren't available yet (2003-06-26)
85  memset(blocks, 0, sizeof(int16_t)*6*64);
86  }
87  else
88  for ( ; i < sizeof(int16_t)*6*64 ; i += 128) {
89  __asm__ volatile("dcbzl %0,%1" : : "b" (blocks), "r" (i) : "memory");
90  }
91 }
92 #else
93 static void clear_blocks_dcbz128_ppc(int16_t *blocks)
94 {
95  memset(blocks, 0, sizeof(int16_t)*6*64);
96 }
97 #endif
98 
99 #if HAVE_DCBZL
100 /* check dcbz report how many bytes are set to 0 by dcbz */
101 /* update 24/06/2003 : replace dcbz by dcbzl to get
102  the intended effect (Apple "fixed" dcbz)
103  unfortunately this cannot be used unless the assembler
104  knows about dcbzl ... */
105 static long check_dcbzl_effect(void)
106 {
107  register char *fakedata = av_malloc(1024);
108  register char *fakedata_middle;
109  register long zero = 0;
110  register long i = 0;
111  long count = 0;
112 
113  if (!fakedata) {
114  return 0L;
115  }
116 
117  fakedata_middle = (fakedata + 512);
118 
119  memset(fakedata, 0xFF, 1024);
120 
121  /* below the constraint "b" seems to mean "Address base register"
122  in gcc-3.3 / RS/6000 speaks. seems to avoid using r0, so.... */
123  __asm__ volatile("dcbzl %0, %1" : : "b" (fakedata_middle), "r" (zero));
124 
125  for (i = 0; i < 1024 ; i ++) {
126  if (fakedata[i] == (char)0)
127  count++;
128  }
129 
130  av_free(fakedata);
131 
132  return count;
133 }
134 #else
135 static long check_dcbzl_effect(void)
136 {
137  return 0;
138 }
139 #endif
140 
142 {
143  const int high_bit_depth = avctx->bits_per_raw_sample > 8;
144  int mm_flags = av_get_cpu_flags();
145 
146  // Common optimizations whether AltiVec is available or not
147  if (!high_bit_depth) {
148  switch (check_dcbzl_effect()) {
149  case 32:
151  break;
152  case 128:
154  break;
155  default:
156  break;
157  }
158  }
159 
160  if (PPC_ALTIVEC(mm_flags)) {
161  ff_dsputil_init_altivec(c, avctx);
162  ff_int_init_altivec(c, avctx);
163  c->gmc1 = ff_gmc1_altivec;
164 
165 #if CONFIG_ENCODERS
166  if (avctx->bits_per_raw_sample <= 8 &&
167  (avctx->dct_algo == FF_DCT_AUTO ||
168  avctx->dct_algo == FF_DCT_ALTIVEC)) {
169  c->fdct = ff_fdct_altivec;
170  }
171 #endif //CONFIG_ENCODERS
172 
173  if (avctx->lowres == 0 && avctx->bits_per_raw_sample <= 8) {
174  if ((avctx->idct_algo == FF_IDCT_AUTO) ||
175  (avctx->idct_algo == FF_IDCT_ALTIVEC)) {
179  }
180  }
181 
182  }
183 }
int dct_algo
DCT algorithm, see FF_DCT_* below.
Definition: avcodec.h:2527
static long check_dcbzl_effect(void)
Definition: dsputil_ppc.c:135
void ff_dsputil_init_ppc(DSPContext *c, AVCodecContext *avctx)
Definition: dsputil_ppc.c:141
#define FF_DCT_AUTO
Definition: avcodec.h:2528
void ff_idct_put_altivec(uint8_t *dest, int line_size, int16_t *block)
Definition: idct_altivec.c:160
int bits_per_raw_sample
Bits per sample/pixel of internal libavcodec pixel/sample format.
Definition: avcodec.h:2570
#define av_cold
Definition: avcodec.h:653
static void clear_blocks_dcbz128_ppc(int16_t *blocks)
Definition: dsputil_ppc.c:93
void(* idct_add)(uint8_t *dest, int line_size, int16_t *block)
block -&gt; idct -&gt; add dest -&gt; clip to unsigned 8 bit -&gt; dest.
Definition: dsputil.h:232
void(* idct_put)(uint8_t *dest, int line_size, int16_t *block)
block -&gt; idct -&gt; clip to unsigned 8 bit -&gt; dest.
Definition: dsputil.h:226
int lowres
low resolution decoding, 1-&gt; 1/2 size, 2-&gt;1/4 size
Definition: avcodec.h:2580
int av_get_cpu_flags(void)
Return the flags which specify extensions supported by the CPU.
Definition: cpu.c:52
void av_free(void *ptr)
Free a memory block which has been allocated with av_malloc(z)() or av_realloc(). ...
Definition: mem.c:219
#define FF_DCT_ALTIVEC
Definition: avcodec.h:2532
av_cold void ff_dsputil_init_altivec(DSPContext *c, AVCodecContext *avctx)
#define zero
Definition: regdef.h:64
#define FF_IDCT_AUTO
Definition: avcodec.h:2541
void(* clear_blocks)(int16_t *blocks)
Definition: dsputil.h:143
int idct_algo
IDCT algorithm, see FF_IDCT_* below.
Definition: avcodec.h:2540
void * av_malloc(size_t size) av_malloc_attrib 1(1)
Allocate a block of size bytes with alignment suitable for all memory accesses (including vectors if ...
Definition: mem.c:73
#define FF_IDCT_ALTIVEC
Definition: avcodec.h:2546
#define L(x)
Definition: vp56_arith.h:36
static void clear_blocks_dcbz32_ppc(int16_t *blocks)
Definition: dsputil_ppc.c:51
int idct_permutation_type
Definition: dsputil.h:247
main external API structure.
Definition: avcodec.h:1146
void(* gmc1)(uint8_t *dst, uint8_t *src, int srcStride, int h, int x16, int y16, int rounder)
translational global motion compensation.
Definition: dsputil.h:136
void ff_int_init_altivec(DSPContext *c, AVCodecContext *avctx)
Definition: int_altivec.c:138
static double c[64]
void ff_fdct_altivec(int16_t *block)
Definition: fdct_altivec.c:197
void(* fdct)(int16_t *block)
Definition: dsputil.h:215
void ff_idct_add_altivec(uint8_t *dest, int line_size, int16_t *block)
Definition: idct_altivec.c:182
#define FF_TRANSPOSE_IDCT_PERM
Definition: dsputil.h:251
void ff_gmc1_altivec(uint8_t *dst, uint8_t *src, int stride, int h, int x16, int y16, int rounder)
Definition: gmc_altivec.c:32
void INT64 INT64 count
Definition: avisynth_c.h:594
#define PPC_ALTIVEC(flags)
Definition: cpu.h:26
DSPContext.
Definition: dsputil.h:124